

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/615,326	07/07/2003	Dean A. Klein	MTIPAT.074C1D2	9353
20995 7	12/08/2004	4 EXAMINER		INER
	ARTENS OLSON & B	NGUYEN, T	NGUYEN, THAN VINH	
2040 MAIN STREET FOURTEENTH FLOOR			ART UNIT	PAPER NUMBER
IRVINE, CA 92614			2187	
			DATE MAILED: 12/08/2004	4

Please find below and/or attached an Office communication concerning this application or proceeding.



UNITED STATES DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

APPLICATION NO./ CONTROL NO.	FILING DATE	FIRST NAMED INVENTOR / PATENT IN REEXAMINATION		ATTORNEY DOCKET NO.
			EXAMINER	
			ART UNIT	PAPER
				20041202
			DATE MAILE	n.

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner for Patents

Than Nguyen Examiner Art Unit: 2187

	Application No.	Applicant(s)				
	10/615,326	KLEIN, DEAN A.				
Office Action Summary	Examiner	Art Unit				
	Than Nguyen	2187				
The MAILING DATE of this communication ap		correspondence address				
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPI THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory period. - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the maili earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be tinply within the statutory minimum of thirty (30) day d will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE.	nely filed /s will be considered timely. Ithe mailing date of this communication. ED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 24 s	September 2004.					
2a) This action is FINAL . 2b) ⊠ Th	is action is non-final.					
, , , , , , , , , , , , , , , , , , , ,	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) ☐ Claim(s) 1-12 is/are pending in the application 4a) Of the above claim(s) 12 is/are withdrawn 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-11 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/	from consideration.					
Application Papers						
9)☐ The specification is objected to by the Examin	ner.					
10)⊠ The drawing(s) filed on <u>07 July 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the corre						
Priority under 35 U.S.C. § 119		·				
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s)	•					
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)						
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date 9/15/03. 	Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate Patent Application (PTO-152)				

Application/Control Number: 10/615,326 Page 2

Art Unit: 2187

DETAILED ACTION

Election/Restrictions

1. Applicant's election without traverse of claims 1-11 in the reply filed on 9/24/04 is acknowledged.

- 2. Claims 1-11 remain pending. Claim 12 has been withdrawn.
- 3. The IDS, filed 9/15/03, has been considered.

Claim Objections

4. Applicant is advised that should claims 2-4 be found allowable, claims 6-8 will be objected to under 37 CFR 1.75 as being a substantial duplicate thereof. When two claims in an application are duplicates or else are so close in content that they both cover the same thing, despite a slight difference in wording, it is proper after allowing one claim to object to the other as being a substantial duplicate of the allowed claim. See MPEP § 706.03(k). It appears that claims 6-8 should depend on claim 5 instead of 1.

Claim Rejections - 35 USC § 112

- 5. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 6. Claim 4 recites the limitation "the stated decoder" in line 1 of claim. There is insufficient antecedent basis for this limitation in the claim.
- 7. Claim 10 recites the limitation "the bus switch" in line 1 of claim. There is insufficient antecedent basis for this limitation in the claim.

Application/Control Number: 10/615,326 Page 3

Art Unit: 2187

Claim Rejections - 35 USC § 102

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

9. Claims 1,3,4,5,7,8,10,11 are rejected under 35 U.S.C. 102(b/e) as being anticipated by Baba (US 5,303,192) OR Wiggers (US 6,011,710).

As to claim 1,5:

- 10. Baba teaches a semiconductor memory device and its connection. Baba teaches the claimed method of making a memory module comprising: attaching at least one memory integrated circuit to a printed circuit board (semiconductor memory 1; Fig. 2,3), said printed circuit board comprising data bus contacts on a portion thereof (data bus 2; Fig. 2; 4/43-50); and coupling said data bus contacts on said printed circuit board to data bus terminals on said memory integrated circuit through a bus switch on said printed circuit board (switching circuit 5; Fig. 2,3; 4/43-55; 5/47-63).
- 11. Wiggers a memory system and method for reducing memory capacitance. Wiggers teaches the claimed method of making a memory module comprising: attaching at least one memory integrated circuit to a printed circuit board (semiconductor memory 22; Fig. 3,4), said printed circuit board comprising data bus contacts on a portion thereof (data bus 23; Fig. 3; 4/44-50); and coupling said data bus contacts on said printed circuit board to data bus terminals on said memory integrated circuit through a bus switch on said printed circuit board (switches 29; Fig. 3,4; 4/44-6/11).

Application/Control Number: 10/615,326

Art Unit: 2187

Page 4

As to claim 3,7:

12. Baba teaches interfacing a state decoder with the bus switch (control circuit 6,24; Fig.

2,3).

13. Wiggers teaches interfacing a state decoder with the bus switch (control terminal 37; Fig.

4; 5/40-50).

As to claim 4,8:

14. Baba teaches the state decoder is structured to decode at least one control gate and

control the bus switch in response thereto (the control circuit controls the bus switch 5; 5/1-10;

6/50-60).

15. Wiggers teaches the state decoder is structured to decode at least one control gate and

control the bus switch in response thereto (control terminal controls the bus switch; 5/40-50).

16. As to claim 10:

17. Baba teaches the bus switch is external to the memory integrated circuit (Fig. 2,3).

18. Wiggers teaches the bus switch is external to the memory integrated circuit (Fig. 4)

As to claim 11:

19. Baba teaches the method of making a memory integrated circuit comprising the acts of:

connecting data input terminals to an input portion of a bus switch; connecting an output portion

Art Unit: 2187

of said bus switch to a data input buffer; and coupling an output of said data input buffer to a memory storage circuit (Fig. 2,3).

20. Wiggers teaches the method of making a memory integrated circuit comprising the acts of: connecting data input terminals to an input portion of a bus switch; connecting an output portion of said bus switch to a data input buffer; and coupling an output of said data input buffer to a memory storage circuit (Fig. 4).

Claim Rejections - 35 USC § 103

- 21. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 22. Claims 2,6,9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Baba (US 5,303,192) OR Wiggers (US 6,011,710).

As to claim 2,6:

- 23. Baba does not specifically teach the memory integrated circuit comprises synchronous DRAM but does teaches the memory may be formed by other memory elements such as DRAM/SRAM such as SRAM (10/35-40). It is well-known in the art at the time of the invention was made that SDRAM is a common substitute for DRAM/SRAM, depending on the application. Thus, it would have been obvious to one of ordinary skills in the art to substitute another memory, such as SDRAM, for the DRAM/SRAM of Baba, as suggested by Baba.
- 24. Wiggers does not specifically teach the memory integrated circuit comprises synchronous DRAM but does teaches the memory may be formed by other memory elements such as ROM,

Art Unit: 2187

DRAM, or RAM (4/50-54). It is well-known in the art at the time of the invention was made that SDRAM is a common substitute for DRAM/RAM, depending on the application. Thus, it would have been obvious to one of ordinary skills in the art to substitute another memory, such as SDRAM, for the DRAM/RAM of Wiggers, as suggested by Wiggers.

As to claim 9:

- 25. Baba does not specifically teach the memory integrated circuit comprises the switch. It has been found by the court that combining several elements together as an integral unit is a matter of obvious engineering choice, and would be obvious to one of ordinary skills in the art (In re Larson, 340 F.2d 965, 968, USPO 347, 349 (CCPA 1965)).
- 26. Wiggers does not specifically teach the memory integrated circuit comprises the switch. It has been found by the court that combining several elements together as an integral unit is a matter of obvious engineering choice, and would be obvious to one of ordinary skills in the art (In re Larson, 340 F.2d 965, 968, USPQ 347, 349 (CCPA 1965)).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Than Nguyen whose telephone number is 571-272-4198. The examiner can normally be reached on 8am-3pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks can be reached on (571)272-4201. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/615,326

Art Unit: 2187

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Examiner

Page 7

Art Unit 2187